Calculate RC circuit time constant tau (τ = RC), cutoff frequency (fc = 1/2πRC), and charging voltages. Analyze capacitor transients with instant steps.
DOCUMENTED FORMULA
intermediate
Interactive Workbench
intermediate
Quick PresetsClick to autofill values
Parameters2 variables
Calculation ResultAwaiting Input
Time Constant (τ)
--.--
RC time constant representing time to charge/discharge to ~63.2% of total voltage.
On this page
Jump to section ▾
Practical Worked Example
Step-by-step practical problem and numerical calculation scenario.
Problem Statement
A first-order passive resistor-capacitor (RC) network consists of a series resistor R=15.8 kΩ (15,800Ω) and a shunt capacitor C=10.0 nF (10.0×10−9 F).
Calculate:
The characteristic circuit time constant (τ).
The −3 dB corner cut-off frequency (fc).
The 99.3% practical settling time (5τ) following an input step voltage.
Step-by-Step Solution
Step 1: Identify Input Variables
Resistance (R):15,800Ω (15.8 kΩ)
Capacitance (C):10.0×10−9 F (10.0 nF)
Step 2: Calculate the Time Constant (τ)
The time constant of a linear series RC network is the product of resistance and capacitance:
τ=R×Cτ=15,800Ω×(10.0×10−9 F)=0.000158 s=158.0μs
The circuit time constant is 158.0μs (0.158 ms). During this time interval, capacitor voltage charges to approximately 63.2% of an applied step voltage (1−e−1≈0.6321).
Step 3: Compute Cut-Off Frequency (fc)
The −3 dB half-power bandwidth cutoff frequency is related to τ by:
fc=2πτ1=2π×(158.0×10−6 s)1≈0.00099271≈1007.3 Hz
The low-pass filter cutoff frequency is approximately 1007 Hz (1.007 kHz). Frequencies above this threshold undergo progressive −20 dB/decade attenuation.
Step 4: Evaluate Transient Settling Time (5τ)
Full settling to within 99.3% of the steady-state final value requires approximately 5 time constants:
tsettle=5×τ=5×158.0μs=790.0μs=0.790 ms
The circuit completes its transient charging phase in 0.790 ms.
Step 5: Circuit Interpretation & Application
Charge Dynamics: Each successive time constant τ reduces the remaining voltage deficit toward asymptotic full charge by another factor of 1/e≈0.368.
Signal Conditioning: Signals below 1000 Hz pass with minimal attenuation, while noise at higher frequencies is attenuated.
Variables & Units Reference
Input parameters, calculated outputs, and supported SI/US customary units.
Mathematical Variables and Units Summary Table
Variable Symbol
Parameter Name & Description
Role
Supported Units
resistance
Resistance (R)Resistance value in Ohms (Ω).
Input
mΩ, Ω, kΩ, MΩ
capacitance
Capacitance (C)Capacitance value in Farads (F).
Input
pF, nF, uF, F
result
Time Constant (τ)RC time constant representing time to charge/discharge to ~63.2% of total voltage.
Output
s
ℹ
Result Interpretation & Practical Meaning
Physical significance, evaluation guidelines, and domain context for the calculated output.
The computed time constant (τ = R·C) defines the characteristic exponential time scale of an RC network. During charging through a series resistor, capacitor voltage reaches 63.2% of the input step after one time constant (1τ), 86.5% after 2τ, 95.0% after 3τ, and 99.3% after 5τ (the conventional threshold for engineering steady state). In the frequency domain, the network behaves as a first-order low-pass filter with a half-power corner frequency fc = 1 / (2πRC), above which signals attenuate at −20 dB per decade.
What is the RC Time Constant?
Definition:
The time constant of a first-order resistor-capacitor circuit represents the duration required to charge a capacitor to approximately 63.2% of supply voltage, defined as τ=R⋅C, where τ is time in seconds, R is series resistance in Ohms, and C is capacitance in Farads.
The RC Time Constant (τ, pronounced “tau”) is a fundamental parameter in electrical engineering that quantifies the time required for a capacitor to charge or discharge through a series resistor in response to a step voltage input. It is defined as the product of Resistance (R) in Ohms (Ω) and Capacitance (C) in Farads (F):
τ=R⋅C
Dimensional Consistency:[τ]=[Ω]⋅[F]=(AV)⋅(VA⋅s)=seconds (s)
During charging, one time constant (t=1τ) represents the time required for capacitor voltage VC(t) to rise from 0 V to approximately 63.2% of the supply voltage (V0). During discharging, t=1τ represents the time required for the voltage to decay to 36.8% of its initial charge.
Mathematical Derivation from Kirchhoff’s Voltage Law (KVL)
Consider a series circuit with a DC supply V0, resistor R, and capacitor C. Applying Kirchhoff’s Voltage Law around the loop:
V0=vR(t)+vC(t)
Since current through the resistor equals the capacitive displacement current i(t)=CdtdvC(t):
V0=R⋅C⋅dtdvC(t)+vC(t)
Rearranging into standard first-order linear differential equation form:
dtdvC(t)+R⋅C1vC(t)=R⋅CV0
Integrating with initial condition vC(0)=0 V yields the classic exponential step response:
vC(t)=V0⋅(1−e−t/τ)
Capacitor Charging vs Discharging Curves
Time Elapsed (t)
Charging Voltage (vC/V0)
Discharging Voltage (vC/Vinitial)
Practical Engineering Interpretation
0τ
0.00%
100.00%
Initial state immediately after switch closure
1τ
63.21%
36.79%
Standard time constant reference point (1−e−1)
2τ
86.47%
13.53%
Moderate charge milestone
3τ
95.02%
4.98%
Practical digital logic threshold level
4τ
98.17%
1.83%
Near-complete stabilization
5τ
99.33%
0.67%
Settling Time Rule: Circuit is considered at steady state (>99%)
Discharging Equation
When the capacitor is disconnected from the supply and discharged through resistor R:
vC(t)=Vinitial⋅e−t/τ
Frequency-Domain Cutoff Frequency (fc)
In frequency-domain filter analysis, an RC circuit acts as a first-order passive low-pass or high-pass filter. The half-power (−3 dB) cutoff frequency (fc) is directly related to the time constant τ:
fc=2π⋅R⋅C1=2π⋅τ1
At frequency f=fc, the output signal voltage drops to 21≈70.7% of the input amplitude, and the phase shift between input and output is exactly 45∘.
Step-by-Step Worked Example
Problem: A microcontroller power-on reset circuit uses a R=47 kΩ pull-up resistor and a C=10μF ceramic capacitor connected to a V0=5.0 V rail.
Convert to Base SI Units:
R=47 kΩ=47,000Ω
C=10μF=10×10−6 F=1.0×10−5 F
Calculate Time Constant (τ):τ=R⋅C=47,000Ω×1.0×10−5 F=0.47 seconds=470 ms
Calculate Voltage after t=1τ (470 ms):vC(1τ)=5.0 V×(1−e−1)=5.0×0.6321=3.16 V
Calculate Full Settling Time (5τ):tsettle=5×0.47 s=2.35 secondsvC(5τ)=5.0 V×(1−e−5)=5.0×0.9933=4.97 V
Ideal Component Behavior: The model assumes constant resistance R (ignoring thermal coefficient effects) and constant capacitance C (ignoring voltage coefficient of capacitance in Class 2/3 ceramics).
Capacitor Leakage Resistance: High-value electrolytic capacitors exhibit parallel internal leakage resistance (Rleak), which forms a voltage divider with R and prevents the capacitor from reaching 100% supply voltage in multi-second delay circuits.
Source & Switch Impedance: Practical voltage sources have non-zero internal output impedance (Rs) that adds in series to R, slightly increasing the effective time constant (τeff=(R+Rs)⋅C).
Theoretical formulation derived from standard physics and engineering textbooks and models.
Step-by-Step Mathematical Proof
Step 1
Formulate First-Order Loop Differential Equation
Vin=vR(t)+vC(t)=RCdtdvC(t)+vC(t)
Kirchhoff's voltage law combined with capacitive displacement current i = C(dv/dt).
Step 2
Solve Homogeneous and Particular Transient Response
vC(t)=Vin(1−e−t/(RC)),τ=RC
Integrating from initial condition v(0) = 0 yields exponential charging with time constant tau.
Common Engineering & Calculation Pitfalls
Frequent calculation errors, unit confusion, and model boundary conditions.
Equating Time Constant (τ) with Full Charge Time
Why it happens: Assuming the capacitor is fully charged after one time constant τ.
Correct approach: Allow at least 5τ (5 × RC) for the capacitor to reach 99.3% of the target step voltage.
Overlooking Source and Load Resistances
Why it happens: Assuming R consists only of the discrete resistor without including signal generator source impedance.
Correct approach: Use the Thevenin equivalent resistance viewed from the capacitor terminals when evaluating tau.
Capacitor Tolerance and Dielectric Absorption
Why it happens: Using high-dielectric electrolytic or Y5V ceramic capacitors for precision timing circuits.
Correct approach: Use C0G/NP0 ceramic or polypropylene film capacitors for stable, temperature-invariant timing filters.
Real-World Engineering Applications
Industry deployment scenarios, practical design constraints, and field applications.
Embedded Systems
Hardware Switch Debouncing
Filtering mechanical pushbutton contact bounce by suppressing microsecond transient spikes.
Signal Processing
Anti-Aliasing Filter Cutoff Tuning
Setting the analog −3 dB bandwidth corner ahead of ADC sampling stages to satisfy Nyquist requirements.
Frequently Asked Questions
Technical explanations grounded in governing physical laws and textbook derivations.
Frequently Asked Questions
Why does an RC charging circuit reach exactly 63.2% of supply voltage after one time constant?
The instantaneous voltage across a charging capacitor follows the first-order differential solution VC(t)=Vs(1−e−t/τ), where τ=R×C. Evaluating this equation at precisely t=1τ:
Hence, after one time constant, the voltage has completed 63.21% of its total trajectory toward Vs. Conversely, during discharging from initial charge V0, VC(τ)=V0e−1=0.3679×V0, retaining exactly 36.79% of initial voltage.
How does excessive series resistance degrade analog-to-digital converter (ADC) sampling accuracy?
Microcontroller internal ADCs feature a sample-and-hold circuit comprising an analog multiplexer switch resistance (Rsw) and an internal sampling capacitor (Csh, typically 5 pF−15 pF). When an external RC anti-aliasing filter has an excessively large resistance Rext, the total charging resistance (Rext+Rsw) inflates the sampling time constant τsamp. If the microcontroller’s configured sample acquisition window (tacq) is shorter than 9τ−12τ, Csh cannot fully track input voltages before the switch opens, resulting in severe gain error, inter-channel crosstalk, and high-frequency code distortion.
At what threshold can an RC circuit be practically treated as fully charged or discharged?
In pure mathematics, exponential decay e−t/τ approaches zero asymptotically and requires infinite time. In practical engineering, settling time is evaluated in multiples of time constants (τ):
5τ: 99.33% settled (< 1% residual error) — the universal engineering rule of thumb for stable steady state.
7τ: 99.91% settled — required for high-resolution 10-bit to 12-bit ADC data acquisition systems where 1/2 LSB accuracy is needed.
What dictates whether an RC circuit functions as a low-pass integrator or a differentiator?
The operating behavior depends on the ratio of the circuit time constant (τ=RC) relative to the input waveform pulse period (T):
Integrator (Low-Pass Filter): When τ≫T and output is taken across the capacitor (Vout=VC), the capacitor charges slowly and linearly, producing an output proportional to the integral of the input signal ∫Vindt. High frequencies are attenuated toward ground.
Differentiator (High-Pass Filter): When τ≪T and output is taken across the resistor (Vout=VR), the capacitor blocks DC while transmitting rapid step transients, producing narrow impulse spikes proportional to the rate of change dVin/dt.
Academic References & Textbooks
Curated academic sources, engineering textbooks, and relevant technical references.
Engineering Circuit Analysis (9th Edition)
Authors: William H. Hayt, Jack E. Kemmerly, Steven M. Durbin• Source: McGraw-Hill Education• Year: 2019
Related STEM Calculators
Explore interconnected calculations within ELECTRICAL domain.